

Contents

Preface	xiii
1 Introduction	1
1.1 Moore's Law and Transistor-Speed Scaling	1
1.2 Memory Wall and Von Neumann Bottleneck	1
1.3 Power Wall	2
1.4 Multicore CPUs and GPUs	3
1.5 Specialized Hardware	4
1.6 Field-Programmable Gate Arrays (FPGAs)	5
1.7 FPGAs for Data Processing	5
1.7.1 Stream Processing	5
1.7.2 Big Data	6
1.7.3 Cloud Computing	6
1.7.4 Security	6
2 A Primer in Hardware Design	9
2.1 Basic Hardware Components	9
2.1.1 Combinational Logic	9
2.1.2 Sequential Logic	10
2.1.3 Asynchronous sequential logic	11
2.1.4 Synchronous sequential logic	11
2.2 Hardware Programming	12
2.2.1 Hardware Description Languages (HDLs)	12
2.3 Circuit Generation	14
2.3.1 Logical Design Flow (Synthesis)	14
2.3.2 Physical Design Flow	15
3 FPGAs	17
3.1 A Brief History of FPGAs	17
3.2 Look-up Tables—The Key to Re-Programmability	18
3.2.1 LUT Representation of a Boolean Function	18

3.2.2	Internal Architecture of an LUT	18
3.2.3	LUT (Re)programming	18
3.2.4	Alternative Usage of LUTs	19
3.3	FPGA Architecture	20
3.3.1	Elementary Logic Units (Slices/ALMs)	20
3.4	Routing Architecture	21
3.4.1	Logic Islands	21
3.4.2	Interconnect	22
3.5	High-Speed I/O	22
3.6	Auxiliary On-Chip Components	24
3.6.1	Block RAM (BRAM)	24
3.6.2	Digital Signal Processing (DSP) Units	25
3.6.3	Soft and Hard IP-Cores	26
3.7	FPGA Programming	26
3.7.1	FPGA Design Flow	27
3.7.2	Dynamic Partial Reconfiguration	28
3.8	Advanced Technology and Future Trends	30
3.8.1	Die Stacking	30
3.8.2	Heterogeneous Die-Stacked FPGAs	31
3.8.3	Time-Multiplexed FPGAs	31
3.8.4	High-level Synthesis	32
4	FPGA Programming Models	33
4.1	Re-Build, Parameterize, or Program the Hardware Accelerator?	33
4.1.1	Re-Building Circuits at Runtime	34
4.1.2	Parameterized Circuits	35
4.1.3	Instruction Set Processors on top of FPGAs	37
4.2	From Algorithm to Circuit	38
4.2.1	Expression $\rightarrow$ Circuit	38
4.2.2	Circuit Generation	39
4.2.3	High-Level Synthesis	40
4.3	Data-Parallel Approaches	41
4.3.1	Data Parallelism	42
4.4	Pipeline-Parallel Approaches	43
4.4.1	Pipeline Parallelism in Hardware	43
4.4.2	Pipelining in FPGAs	45
4.4.3	Designing for Pipeline Parallelism	46

4.4.4	Turning a Circuit into a Pipeline-Parallel Circuit	47
4.5	Related Concepts	48
5	Data Stream Processing	51
5.1	Regular Expression Matching	51
5.1.1	Finite-State Automata for Pattern Matching	51
5.1.2	Implementing Finite-State Automata in Hardware	53
5.1.3	Optimized Circuit Construction	54
5.1.4	Network Intrusion Detection	56
5.2	Complex Event Processing	58
5.2.1	Stream Partitioning	58
5.2.2	Hardware Partitioner	59
5.2.3	Best-Effort Allocation	60
5.2.4	Line-Rate Performance	60
5.3	Filtering in the Data Path	61
5.3.1	Data Path Architecture in the Real World	61
5.4	Data Stream Processing	62
5.4.1	Compositional Query Compilation	64
5.4.2	Getting Data In and Out	67
5.5	Dynamic Query Workloads	67
5.5.1	Fast Workload Changes Through Partial Modules	68
5.6	Bibliographic Notes	69
6	Accelerated DB Operators	71
6.1	Sort Operator	71
6.1.1	Sorting Networks	71
6.1.2	BRAM-based FIFO Merge Sorter	73
6.1.3	External Sorting with a Tree Merge Sorter	74
6.1.4	Sorting with Partial Reconfiguration	75
6.2	Skyline Operator	76
6.2.1	Standard Block Nested Loops (BNL) Algorithm	77
6.2.2	Parallel BNL with FPGAs	78
6.2.3	Performance Characteristics	79
7	Secure Data Processing	83
7.1	FPGAs versus CPUs	83
7.1.1	Von Neumann Architecture	83

7.1.2	Trusted Platform Module (TPM)	83
7.2	FPGAs versus ASICs	84
7.3	Security Properties of FPGAs	84
7.3.1	Bitstream Encryption	85
7.3.2	Bitstream Authentication	85
7.3.3	Further Security Mechanisms	85
7.4	FPGA as Trusted Hardware	86
7.4.1	Fully Homomorphic Encryption with FPGAs	86
7.4.2	Hybrid Data Processing	86
7.4.3	Trusted Hardware Implementation	88
8	Conclusions	89
A	Commercial FPGA Cards	93
A.1	NetFPGA	93
A.2	Solarflare's ApplicationOnload™ Engine	93
A.3	Fusion I/O's ioDrive	94
	Bibliography	95
	Authors' Biographies	101
	Index	103