

Contents

Abstract	2
Zusammenfassung.....	3
Notation	4
Symbols	4
Contents.....	6
1 Introduction.....	9
2 The principal idea of half-cycle sampled system.....	13
2.1 Some designing choices of series-parallel-resonant converter.....	13
2.2 Introduction of three different modulation strategies	15
2.3 General thoughts about half-cycle sampled discrete system.....	17
2.4 General method of half-cycle sampled discrete model.....	19
2.5 Summary	21
3 Improved steady-state model of SPRC-LC considering the voltage distortion.....	23
3.1 State-of-the-art modelling techniques of SPRC-LC	23
3.2 Major assumptions and simplification of SPRC-LC topology.....	26
3.3 Extended fundamental AC analysis	27
3.3.1 Circuit analysis of rectifier	28
3.3.2 Steady-state analysis of extended fundamental AC model	30
3.4 Improved steady-state analysis for SPRC-LC.....	34
3.4.1 Equivalent circuit of SPRC-LC	34
3.4.2 Description of parallel capacitor voltage	36
3.4.3 Three coefficients	38
3.4.4 Advantages of improved steady-state analysis.....	41
3.5 Simulation and experimental verification	42

3.6	Summary	43
4	Continuous models and half-cycle-sampled discrete models of SPRC with OM.....	44
4.1	Large-signal and nonlinear model	44
4.1.1	Original continuous model	45
4.1.2	Major assumptions of HSD model.....	46
4.1.3	Slowly changing continuous model.....	49
4.2	Small-signal and linear model	52
4.3	Half-cycle-sampled discrete model.....	54
4.4	Simulation and experimental verification	57
4.5	Summary	61
5	Modelling and implementations of optimized modulation strategy	62
5.1	Optimized modulation strategies of SPRC.....	62
5.1.1	Ideal modulator and the operation principle of optimized modulation.....	63
5.1.2	Hybrid implementation of optimized modulator	64
5.1.3	Digital implementation of optimized modulator	65
5.1.4	Time compensation in digital implementation	67
5.2	State machine.....	68
5.2.1	Design of state machine	68
5.2.2	Special operation mode for start-up phase	69
5.2.3	Experimental results of digital OM modulation	70
5.3	Modelling of modulator dynamic behaviour.....	71
5.4	Summary	73
6	Pulse-width regulation and half-cycle-sampled discrete control	74
6.1	Drawbacks of digital OM.....	74
6.2	Half-cycle-sampled discrete control (HSD control)	75
6.3	Pulse-width regulation	77
6.4	HSD pulse-width control (HSD-PW)	79

6.5	Modelling of pulse-width regulation.....	80
6.6	Closed-loop design of duty-ratio regulation and pulse-width regulation.....	82
6.7	Simulation and experimental validation.....	84
6.8	Summary	86
7	Half-cycle-sampled calculation system and hardware implementation of SPRC.....	87
7.1	Calculation system for SPRC-LC-OM.....	87
7.2	Experimental setup of SPRC in hardware.....	91
8	Conclusion and outlook.....	94
8.1	Conclusion.....	94
8.2	Outlook.....	95
	List of figures.....	97
	List of table.....	100
	References	101